





**BEST AVAILABLE COPY** 





-ia. 3











F.'s. 9






Fig. 10








Fig. 13A




Fig. 12




Fig. 13B

Exception	Vector offs	et Corresponding mode
Reset	0×00	Supervisor mode
1 lade	0x04	Monitor mode / Und
SWI	0x08	Supervisor mode /Monitor
Prefetch abort	0x0C	Abort mode Manitor mode
Data abort	0x10	Abort mode / Mon: for made
IRQ / SIRQ	0x18	IRQ mode / Man: tor mode
FIQ	0x1C	FIQ mode Monitor made
SMI	Ox 20	and I water Monita made

F3.14

1-NOSET	414/6
Vides	VMI
5~1	VM2
Prefetch about	VM3
Data abort	VM4
IRQ/SIRQ	VMS
FIQ	VM6
2 14	<u> </u>

Secure

Reset	VSØ
thout	VSI
SWI	VSZ
ProJetch about	<b>v</b> s3
Data abort	VSY
IRa/SIRQ	VSS
FIQ	VS6
SMI	VS7

Reiset	VNSØ
tholes	VNSI
SWI	VNS2
Profetch about	NN23
Data about	VNS4
IRQ/SIRQ	VNSS
FIQ	- VNS6
SMI	VN57

Fig. 15


CP15 Monitor Trap Mask Register


0	1	, \	١	1	0	
SMI	SWI	Protetch Abort	Data Abort	IRQ	FIRQ	FIQ


OR via hardware/external

1 = Mon(S) 0 = NS

Fig. 16.







monitor
mode mode mode

futernits enabled)

tanh

A

SmI

dustle
withmuts




FIGURE 21

User	System	Supervisor	Abort	Undefined	Interrupt	Fast Interrupt
R0	R0	R0	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2	R2
R3	R3	R3	R3	R3	R3	R3
R4	R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7	R7
R8	R8	R8	R8	R8	R8	R8_fiq
R9	R9	R9	R9	R9	R9	R9_fiq
R10	R10	R10	R10	R10	R10	R10_fiq
R11	R11	R11	R11	R11	R11	R11_fiq
R12	R12	R12	R12	R12	R12	R12_fiq
R13	R13	R13_suc	7843 ab/ '	R13_und	R13_irq	R13_fiq
R14	R14	1714_sve	R'M_sbt	R14_und	R14_irq	R14_fiq
PC	PC	PC	PC	PC	PC	PC

Monitor
R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13_mon
R14_mon
PC
•

CPSR CPSR CPSR CPSR CPSR CPSR CPSR CPSR							
	CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	CPSR
	10,01	1	SPSR svc	SPSR abt	SPSR_und	SPSR_irq	SPSR_fiq

CPSR SPSR\_mon

FIGURE 22




FIGURE 23

Fraditional Secure

ARM + processing

non/secure

ARM secure

5 = 1

13. 24

non-secure as

Secure os

Secure os

Secure

Taskes







fig. 26










Fig. 30

4012 Call received call N 4018 4016 Is new thread available? 4020 Reject

26/64 Monitor Non-Secure Int 2 hardler NSB

Lig. 32





Fig 33

Hondled S NS. NS/S highes
NS hadle NS NS/S NS

no Sonly handlers



F16.35




FIG. 36




FIG. 37






FIG. 38





F16.40






FIG. 41



F16. 42






FIG. 44




FIG. 45





FIG. 46









Fig.48







PHYSICAL ADDRESS SPACE

FIG. 49





16 208



F16 51






FIG 52








FIG 55




FIG 56





FIG 57



Done by cache:

FIG 58

Method of entry	How to program?	How to enter?	Entry mode
Breakpoint hits		Program breakpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID (²).	Halt/monitor
Software breakpoint instruction	Put a BKPT instruction into scan chain 4 (Instruction Transfer Register) through Debug TAP or Use BKPT instruction directly in	BKPT instruction must reach execution stage.	Halt/monitor
Vector trap breakpoint	the code.  Debug TAP	Program vector trap register and address matches.	Halt/monitor
Watchpoint hits	Debug TAP or software (CP14)	Program watchpoint register and/or context-ID register and comparisons succeed with Instruction Address and/or CP15 Context ID (²).	Halt/monitor
Internal debug request	Debug TAP	Halt instruction has been scanned in.	Halt
External debug request	A Not applicable	EDBGRQ input pin is asserted.	Halt

<sup>(1):</sup> In monitor mode, breakpoints and watchpoints cannot be data-dependent.

Figure 60

<sup>(</sup>²): The cores have support for thread-aware breakpoints and watchpoints in order to able - to enable secure debug on some particular threads.

Name	Meaning	Reset value	Access	Inserted in scan chain for test
Monitor mode enable bit	0: halt mode 1: monitor mode	1	R/W by programming the ICE by the JTAG (scan1)  R/W by using MRC/MCR instruction (CP14)	yes
Secure debug enable bit	0: debug in non- secure world only. 1: debug in secure world and non- secure world	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode)  In Debug halt mode: No access – MCR/MRC instructions have any effect.  (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure trace enable bit	0: ETM is enabled in non-secure world only. 1: ETM is enabled in secure world and non-secure world	0	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode)  In Debug halt mode: No access – MCR/MRC instructions have any effect.  (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure user- mode enable bit	0: debug is not possible in secure user mode 1: debug is possible in secure user mode	1	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode)  In Debug halt mode: No access – MCR/MRC instructions have any effect.  (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no
Secure thread-aware enable bit	0: debug is not possible for a particular thread 1: debug is possible for a particular thread	O	In functional mode or debug monitor mode: R/W by using MRC/MCR instruction (CP14) (only in secure supervisor mode)  In Debug halt mode: No access – MCR/MRC instructions have any effect.  (R/W by programming the ICE by the JTAG (scan1) if JSDAEN=1	no

Figure 6/

## 57/64

**Function Table** 

D	CK	Q[n+1]
0		0
1		1
х		Q[n]

Logic Symbol




FIGURE 62

**Function Table** 

D <sub>.</sub>	SI	SE	CK	Q[n+1]
0	· X	0		- 0
1	X.	0		1
х	X	X		Q[n]
x	0	1		0
X	1	1		1

Logic Symbol




figure 63




FIGURE 64





Figure 65.






FIGURE 66 A




FIGURE 66 B





Figure 67



CP14 bits in Debug and Status Control register		_	
Secure debug enable	Secure user-mode	Secure thread-aware	meaning
bit	debug enable bit	debug enable bit	
0	Х	X	No intrusive debug in entire secure world is possible. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are ignored in entire secure world.
1	0	X	Debug in entire secure world is possible
1	1	0	Debug in secure user-mode only. Any debug request, breakpoints, watchpoints, and other mechanism to enter debug state are taken into account in user mode only. (Breakpoints and watchpoints linked or not to a thread ID are taken into account). Access in debug is restricted to what secure user can have access to.
1	1	1	Debug is possible only in some particular threads. In that case only thread-aware breakpoints and watchpoints linked to a thread ID are taken into account to enter debug state. Each thread can moreover debug its own code, and only its own code.

### Figure 69A

CP14 bits in Debug and Status Control register			
Secure trace enable	Secure user-mode	Secure thread-aware	meaning
bit	debug enable bit	debug enable bit	
O	X	X	No observable debug in entire secure world is possible.
	i		Trace module (ETM) must not trace internal core
			activity.
2+ -1	0	X	Trace in entire secure world is possible
1	1	Ö	Trace is possible when the core is in secure user-mode
·			only.
1	1	l	Trace is possible only when the core is executing some
			particular threads in secure user mode. Particular
			hardware must be dedicated for this, or re-use
			breakpoint register pair: Context ID match must enable
			trace instead of entering debug state.

Program	ve swy
Α	リマファ
ß	
A	1 → 1 → 1 → 1 → 1 →
В	

Figure 70

Method of entry	Entry when in non-secure world	entry when in secure world	
Breakpoint hits		secure prefetch abort handler	
Software breakpoint instruction	Non-secure prefetch abort handler	secure prefetch abort handler	
Vector trap breakpoint	Disabled for non-secure data abort and non-secure prefetch abort	Disabled for secure data abort and secure prefetch abort exceptions (1).	
Watchpoint hits	Non-secure data abort handler	secure data abort handler	
Internal debug request		debug state in halt mode	
External debug request	Debug state in halt mode	debug state in halt mode	

- (i) see in Comation on vector trap register, .
- (2) Note that when external or internal debug request is asserted, the core enters halt mode and not monitor mode.

### Figure 71A

Method of entry	Entry in non-secure world	entry in secure world
Breakpoint hits	Non-secure prefetch abort handler	breakpoint ignored.
Software breakpoint instruction	Non-secure prefetch abort handler	instruction ignored(b)
Vector trap breakpoint	non-secure prefetch abort interruptions. For others interruption non-secure prefetch abort.	breakpoint ignored
Watchpoint hits	Non-secure data abort handler	watchpoint ignored as a gray
Internal debug request	Debug state in halt mode	request ignored ************************************
External debug request	12 8	request ignored (4)
Debug re-entry from system speed access	not applicable	not applicable and

(1) As substitution of BKPT instruction in secure world from non-secure world is not possible, non-secure abort must handle the violation.

Figure 718

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

#### **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING
□ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
□ COLOR OR BLACK AND WHITE PHOTOGRAPHS
□ GRAY SCALE DOCUMENTS
□ LINES OR MARKS ON ORIGINAL DOCUMENT
□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

#### IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.